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In this research work, we evaluate the shape and size effects of Si and Ge 
nanowire (NW) field-effect-transistors (FETs) on device performance using sp3d5s* 
tight-binding (TB) model and semi-classical top-of-barrier ballistic transport model. 
This work is mainly divided into two parts: (a) to explore effect of orientation, 
focusing on circular NW, on FETs ultimate performance and (b) to investigate the 
effects of NW shapes on NW FETs ultimate performance. Firstly, we conclude that 
for n-type devices, [110] orientation gives highest On-state current compared to other 
orientations, regardless of channel material under study. We also observe that valley 
splitting is a strong function of quantum confinement, which is more significant for 
NW diameter smaller than 5 nm. In investigating the effects of gate capacitance on 
devices of different NW sizes, we conclude that gate capacitance degrades as the 
device shrinks into sub-nanometer regime. Secondly, our simulation results show that 
smaller cross-sectional area is desirable for high frequency device applications and for 
larger On-state currents, square cross-section may be desirable due to larger cross-
sectional area and insulator capacitance. Furthermore, it is also observed that due to 
quantum effects, the Cg Cox
 
ratio for small size NW FETs can be much less than 
one, rendering the classical assumptions and calculations invalid for nano-scale FETs. 
In this sub-nano region, therefore, a new set of assumptions and calculations in terms 
of effective mass, bandgap, and 1D density-of-states should be implemented as 





1.1 Overview of Semiconductor Development and Simulation 
 
For the past 60 odd years, its existence revolutionizes the way we do things. 
Since its first appearance as a working point-contact transistor on 16th December, 
1947, it had gradually gained popularity, especially after its first successful 
commercialization in 1953. Since then, it became the primary engine in driving our 
world’s economy to another level. Years before this, point-contact transistor was put 
into limited production and made public about a year after its first appearance. Within 
the same period, point-contact device successor – the bipolar junction transistor was 
developed and tested in January 1948. This successor was proven to be a more 
compact design and easier to manufacture. It continued to become the basis for all 
transistors used in electronics until the broadly known and used Complementary-
metal-oxide-semiconductor (CMOS) technology was introduced in late 1960s. This 
CMOS based transistors, or commonly known as Metal-Oxide-Semiconductor Field-
Effect-Transistors (MOSFETs) have proven to be important and successful 
achievements in modern engineering context, especially in logic world. 
 
MOSFETs are fabricated extensively on Silicon (Si) based wafers. Until 
recently, MOSFETs used in our daily electronic products are fabricated on Si wafers. 
Incongruously, Si is not the first semiconducting material used. In fact, it was 
germanium (Ge) that was chosen when the first point-contact transistor made its 
appearance in December 1947 and its usage continued for 6 years. Back in 1953, 
when the Ge transistors were commercialized, they were only used in some products 
as there were significant issues preventing its broader applications, such as bad 
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leakage currents in “off” condition and limitation in their working temperature 
preventing them to be used in more rugged applications such as in condition with 
temperature of below melting point. Coincidentally, these issues can be solved by 
using Si as the semiconducting material. With high-purity dopant Si, the first 
successful npn transistor was made in 1954 and by the end of 1950s, Si had become 
the industry’s preferred semiconducting material. Since then, Si has been extensively 
studied due to its successful applications in semiconducting devices.  
 
Over the years, its production volume steadily increases as the demand surges. 
With the demand to enhance performance of MOS devices and increase the packing 
density to reduce production cost, scaling of Si based MOSFETs is inevitable. 
Researchers have been aggressively driving this technology into nano-scale regime as 
an effort to miniaturize electronics products and to enhance performance. One such 
example would be in the enhancement of storage capacity of hard disks in personal 
computers (PCs). The storage capacity started off with only tens of megabytes (MB) 
in 1950s. Due to miniaturization and performance enhancement, storage capacity is 
now able to store information in the range of gigabytes (GB), 1000 times more 
compared to its storage capacity in the 50s.  
 
With the demand for high performance devices and larger packing density, 
scaling of Si based MOSFETs is drastically driven into nano-scale regime. However, 
quantum tunneling starts to play an important role in degrading the device 
performance of a conventional Si MOSFET in nano-scale regime, such as the source-
to-drain direct tunneling. Furthermore, silicon based devices will face its own 
physical limitation in near future [1] due to this. Therefore, in order to overcome the 
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challenges of scaling limitation, search for other potential channel materials, such as 
high carrier mobility materials and structure modification have been the heart of 
research. Among the various proposed materials and device structures, gate-all-
around (GAA) Si nanowire (NW) field-effect-transistors (FETs) stand out because of 
their perfect surrounding gates enhance the ability of gate control to suppress the 
problem of DIBL and fully compatible with Si based technology integration. With the 
successful fabrication of Si nanowire in different laboratories [2], NWs have since 
been extensively studied as they are promising building block and candidate as 
nanowire MOSFETs [3-7] , nanophotonic systems [8-11] , biochemical sensors [12-
17] and thermoelectric material. Recent advanced development reveals that physical 
property of nanowires (NWs) can be modified depending on the NW growth direction 
and diameter. These suggest that material structure such as channel orientation and 
cross-sectional shapes and sizes play an important role in device performance 
optimization. Coupled with the fact that besides Si, other semiconducting materials 
such as germanium (Ge) also demonstrates promising results [18, 19], a new chapter 
of study on alternative high mobility channels in nano world has been opened.  
 
Although few theoretical studies in this area have been conducted, some of 
them using effective mass model [20] lack the detailed information involving the 
electronic structures in the nano-scale regime. Some of the more sophisticated 
approaches couple sp3d5s* tight-binding (TB) with non-equilibrium Green’s Function 
(NEGF) to study the performance of NW FETs [21], but they are time consuming in 
simulating large nanowire size and long channel. On the other hand, top-of-barrier 
model based on semi-classical ballistic transport approach has been widely used in 
studying the ultimate performance of nano-FETs [22, 23]. It has been demonstrated 
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that its results have a good agreement with that of NEGF approach [24, 25] with the 
considerations of intrinsic material properties with channel length longer than 10 nm 
whereby source-drain tunneling can be ignored [24]. In this paper, we will 
concentrate on the effects of nanowire cross-sectional shapes, orientations and sizes 
on the performance of NW based on their electronic bandstructures; therefore, the 
semi-classical top-of-barrier approach is selected to explore the device behaviours 
under ballistic transport limit so that accuracy is achieved with realistic simulation 
time. 
The first part of this work is to investigate the electronic properties of Si and 
Ge NWs in terms of their E-k dispersion relations using sp3d5 s* TB [26] approach in 
order to accurately capture the orientation as well as quantum effects in the nano-scale 
system. Then, based on the calculated E-k dispersion relations, a semi-classical top-
of-barrier MOSFET model is implemented to evaluate the ballistic I-V characteristics 
of NW FETs by self-consistently solving Poisson equation in order to evaluate the 
ultimate performance of these semiconductor NW FETs with various material 
properties. Fig. 1 shows the schematic of the device structure. Next, the simulation is 
conducted in two parts: a) I-V characterization of circular nanowire (CW) with 
diameter of 3 nm for Si and Ge with different orientations to study the effects of 
material and orientation on performance, and (b) exploration of device performance 
of various cross-sectional shapes (circular, square and triangle) and NW size (3 nm, 5 










Fig. 1: A schematic of the simulated NW FETs with different channel cross-section, namely 
circular, square and equilateral triangle.  
 
1.2 Limitations and the Effects of Device Scaling 
 
Throughout the years, device scaling has continuously contributed to the 
enhancement in device performance of transistors as well as reduction in production 
cost. Since its first inception in 1965, Moore’s Law [27] has been the guiding 
principle in semiconductor industry for more than three decades. It states that the 
number of integrated circuit doubles every 18 months. This guideline has so far been 
accurate in predicting the number of integrated circuit in a single Si wafer. The 
scaling of transistor size to sustain Moore’s Law is plotted in [28]. It is self-
explanatory that reducing the device dimension will lead to more transistors being 
able to pack in the same area size. However, what is not so obvious is scaling will 
lead to enhancement in device performance by increasing its circuit speed. Before 









Fig. 2: Load capacitor discharge 
by output current in a bulk planar 
MOSFET circuit 
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Fig. 2 above shows a load capacitor discharge in a bulk planar MOSFET circuit. 
When Q is off, the voltage applied to capacitor, C is ∆V = VDD , where 
 
VDD is the bias 
voltage while 
 
∆V  is voltage change due to capacitive discharge. Hence, the charge 
stored in capacitor C is ∆Q = CVDD  where C is the load capacitor equivalent to the 
input capacitance from the next stage amplifier, and equals CoWL . C0  is the 
capacitance per unit area and W and L are the channel width and length of device, 
respectively. When Q is on, the capacitor will start to discharge and the total current is 
given by ID = IR1 + IDis . However, at the first moment Q is turned on, 1Dis RI I  and 
therefore ID ≈ IDis . It follows that the discharge time, ∆t  is given by 





     1.1
 
The drain current at saturation is given by ID =
µeff CoW
2L
VG − Vt( )2 . When Q is turned 
on, G DD tV V V=  , therefore 






     1.2 




      1.3
 
From equation 1.3, the circuit speed (how fast the electrons can travel from source to 
drain) is proportional to the square of channel length and inversely proportional to 
effective mobility and applied voltage. Therefore, reducing the channel length, 
increasing effective mobility and applied voltage, respectively, will increase circuit 
speed, which is desirable.  
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However, we do not wish to increase applied voltage as this contributes to 
higher heat dissipation, which is given by DDP V I=  where P is the heat dissipation 
power while DDV  is the applied voltage. This leaves us with only two options to 
enhance device performance: (a) reducing channel length and (b) increasing effective 
mobility. As the circuit speed is proportional to the square of channel length, reducing 
channel length can significantly increase the circuit speed, which is more favourable 
over increasing effective mobility. This has been the driving force in enhancing 
device performance for the past decades. However, further reduction in channel 
length will not improve the device speed when certain limitation is met. The 
discussion below will illustrate this limitation. We shall start this discussion with 
velocity model.  
The velocity model for an electron can be expressed as 









 +  
          1.4




eff  is the effective mobility of electrons, cE  is the critical electric field for 







      1.5  
and yE  is the electric field along the channel direction from source to drain given by  







     1.6 
DDV  is the applied voltage, SDR  is the channel resistance and L is the channel length. 
We can rewrite equation 1.4 as follows: 
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 +  
    1.7 
In conventional planar MOSFETs, L is large. As such, velocity saturation can be 
ignored. As L becomes smaller and smaller, yE  becomes larger and larger and 
therefore 0c yE E ≈  and 
 
vd  reduces to 
 
µ










gives d satv v= . This shows that beyond this point, reducing the channel length further 
would have no effect on improving device performance. 
 
Therefore, besides reducing the channel length, researchers have reverted to 
other possible solutions, one of which is increasing the gate capacitance to increase 
the drive current. As shown in equation 1.1, higher gate capacitance will lead to 
higher drive current, which in turn, leads to higher device speed. Larger gate 
capacitance means smaller gate oxide thickness, as capacitance and oxide thickness is 







      1.8
 
where Co is the gate capacitance per unit area, ε is the permittivity of the material and 
tox is the oxide thickness. From equation 1.8, for larger gate capacitance, we need to 
have smaller oxide thickness. Thin oxide thickness gives rise to another effect which 




This effect occurs as a result of small oxide thickness, oxt  and high electric 
field, E generated due to device scaling. Electric field, in 1D device is given by 




VDD  is the applied voltage and L is the channel length. As L is 
reduced due to scaling, electric field will increase. This high electric field with thinner 
gate oxide provide sufficient energies and momenta to allow electrons or holes (hot 
carriers) to be injected from high electric field region to low electric field region. An 
example of such phenomenon is the injection of hot carriers from inversion layer into 
gate dielectric, degrading the gate capacitance. As such, device performance is 
compromised. 
 
Besides that, continual scaling also poses challenges in device fabrication. In 
device scaling, we basically try to balance the device functionality as well as its 
reliability. To accomplish this, we need to look into and suppress any dimension-
related effects, one of which is the Short Channel Effects (SCEs). This effect arises 
when the channel length is of the same order as the depletion width of source and 
drain junction. This effect imposes limitation on electron drift characteristics in the 
channel as well as modifying the threshold voltage, Vt  of the device. Typically, Vt  
rolls-off at shorter channel lengths. This effect is often accompanied by the 
degradation of sub-threshold swing, S, which means that the device is more difficult 
to turn-off.  
 
As briefly mentioned earlier, Drain Induced Barrier Lowering (DIBL), which 
is another consequence of SCE, has an effect on threshold voltage. As oppose to 
degrading the sub-threshold swing, DIBL lowers the threshold voltage of the device. 
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As such, the device can be turned on at a lower potential. As the drain voltage is 
increased, the depletion region of the p-n junction between the drain and body 
increases in size and extends under the gate. Therefore, the drain assumes a greater 
portion of the burden of balancing the depletion region charge, leaving a smaller 
burden for the gate. As a result, the charge present on the gate retains charge balance 
by attracting more carriers into the channel, an effect equivalent to lowering the 
threshold voltage of the device. The channel becomes more attractive for electrons, 
which is similar to lowering of potential energy of barrier for electrons to move into 
the channel. 
 
All the above discussions illustrate the consequences of device scaling. If we 
refer back to Moore’s Law [28] , 22 nm node would be the physical limitation of 
planar bulk CMOS technology because short channel effects become too dominant, 
hence degrading the performance of MOSFETs due to hot-carrier effects and gate-
induced drain leakage [1]. Due to both limitations from channel length and oxide 
thickness, researchers need to resort to other solutions to overcome these challenges. 
In light of these threats, researchers have experimented with different structures and 
new structures such as ultra-thin body fully depleted (UTB FD) silicon-on-insulator  
(SOI) and multiple gate [29, 30] FETs have been under research for the past few years 





1.3 Overview of thesis 
 
 
At the end of section 1.1, it was mentioned that tight-binding and top-of-
barrier model approach are used for the simulation work in this research work. 
Therefore, Chapter 2 is devoted to provide a more comprehensive anatomy of tight-
binding model and top-of-barrier model. The first section provides an in-depth 
discussion on tight-binding theory in calculating dispersion value and then goes on to 
highlight the advantage of this model over conventional approaches. The second 
section will examine top-of-barrier model and the significance of using this model to 
evaluate the performance of Field Effect Transistors (FETs). The third section will 
give readers a general idea of how data obtained from tight-binding model is used in 
top-of-barrier model to evaluate the performance of NWs. 
 
After having an understanding of simulation approaches, we are in a better 
position to proceed further to the heart of this thesis - Chapter 3 and Chapter 4, which 
provide a detailed accounts of the simulation results and discussions as we alters the 
orientations and cross-sectional shapes. In these chapters, the results for different 
channel orientations, channel cross-sectional shapes and NW sizes are presented and 
performance of these structures are displayed in graphic format, where for example, 
the Ids-Vds curves as well as other important parameters are shown followed by a 
detailed explanation on these results.  
 
Finally, we draw conclusions from results obtained from Chapter 3 and 
Chapter 4 and explore some possibilities to our subsequent works beyond the results 
produced in the previous chapters – Conclusion and Future Works, in Chapter 5. This 
chapter gives the conclusion and provides a brief discussion on using other possible 
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semiconducting materials and further examines performance of NW FETs with 
different channel cross-sectional shapes. It also discusses possible bottleneck which 



























To investigate the ultimate performance of NW MOSFETs based on structural 
effects, we follow a two-step procedure. First, we assume a NW with a certain cross-
sectional shape, size and orientation, and then, an sp3d5s* tight-binding (TB) model is 
implemented to investigate the electronic properties of NWs in terms of E-k 
dispersion relations. This part will be explained in Section 2.3 after a literature review 
in Section 2.2. In Section 2.4, we will elaborate on semi-classical “top-of-barrier” 
(ToB) MOSFET model as we will be using this model to calculate the ballistic 
current-voltage (I-V) characteristics of both p-channel and n-channel NW MOSFETs 
and finally in Section 2.5, after understanding TB model and semi-classical ToB 
models; we will combine these two models and use it for our simulation. 
2.2 Literature Review 
 
In conventional I-V calculation or simulation of FETs, effective mass 
approximation is widely used. This method approximates the conduction band 
minimum and valence band maximum to a parabolic curve at gamma ( Γ ) point so as 
to simplify complicated evaluations. With this approximation, the dispersion (E-k) 
relationship can be simplified as follows: 
 
E k( )= h
2k 2
2m *
      2.1
 
where  h  is the reduced Planck’s Constant, k is the wavevector and *m is the 
effective mass of that particular semiconducting material. 
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With this approximation, we are able to obtain the I-V characteristics of 
different materials when the appropriate effective mass is used. However, this model 
lacks the detailed information on material electronic bandstructure, which is getting 
more significant when we proceed beyond sub-nanometer regime. Besides that, this 
approach significantly overestimates On-state current of Silicon NW FETs [25]. 
Therefore, other more suitable approaches should be explored. Currently, Non-
Equilibrium Green’s Function (NEGF) Formalism and Tight-binding [21] models are 
extensively used to generate the material bandstructure. However, as mentioned in 
Chapter 1, NEGF approach is time-consuming especially in simulating large nanowire 
size and long channel. As our focus is on I-V comparison, ToB model serves our 
purpose best.  
 
2.3 Tight-binding (TB) Model 
 
In this research work, we have adopted Tight-binding (TB) interpolation 
scheme to generate the E-k bandstructure of semiconducting materials. In fact, TB 
interpolation scheme is an empirical tool, often called Empirical Tight Binding 
(ETB), in which we usually do not have an explicit knowledge of neither the basis 
functions nor the real space Hamiltonian. On the contrary, TB approaches are based 
on explicit construction of both the localized atomic orbitals and the Hamiltonian 
matrix elements. TB approach can be very accurate but computationally more 
demanding. Hence, ETB approach has been a powerful tool for electronic spectra and 
density of states calculations of crystalline structures, especially with the increasing in 
computer performance. This method is based on the expansion of wave functions into 
linear combinations of atomic orbitals (LCAO), with Hamiltonian matrix elements 
parametrized to reproduce first-principles calculations and experimental data. 
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Therefore, this section is devoted to give readers a general understanding of TB and 
ETB before proceeding further. Before going for an in-depth explanation of TB, we 
need to be familiarized with some mathematical notations in quantum mechanics. 
Hence, this section will start with an explanation of some commonly used notations 
and the meaning of the notations, followed by an elaborated discussion on ETB 
model, which include parametrization method to determine the dispersion energy (E-
k). 
2.3.1 Review of bra-ket Notation 
 
We shall start our TB discussion with the bra-ket notation. Bra-ket notation is 
used to represent quantum states in quantum mechanics. A wave function ( )rψ r  is a 
representation of the quantum state ψ . A quantum state gives us statistical 
information of where the electrons can be located at any given time. Similarly, 
quantum state can also be expressed in a set of basis state denoted by φ{ }. In TB 
method, the basis states are atomic orbitals. The minimum basis set is usually 
composed of the states of the outer shell. Examples of basis states include φs{ } for 
s-orbital and φPx{ }, φPy{ } and φPy{ } for p-orbital. 
 
When interaction between two states occurs, we denote the interaction 
mathematically by φs φPx , which means the overlap between two states, φPx  and 
φs . When the basis states are orthonormal, it means that the basis states are 
independent of each other and the overlap is zero unless they are the same basis state, 
which gives 1. Therefore, any change in one basis vector will not affect the other 
basis vectors and vice-versa.  
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The Bra-ket Notation or Dirac Notation gives the inner product (or dot 
product) of two states, denoted by a bracket, φs φPx , consisting of a left part, φs , 
called the bra, and a right part, φPx , called the ket. 
2.3.2 Introduction to TB Model of Electronic Structures 
 
Now that we have an understanding on Dirac Notation, we can start an in-
depth discussion on TB. As atom is the building blocks for all matters, we will start 
the discussion from atom. Atom consists of protons and neutrons at the core and 
surrounded by a cloud of electrons that only exist at certain permitted energy level 
known as atomic states. In quantum mechanics, electron may be regarded as wave as 
well as particle represented by a wavefunction, ψ . When two or more atoms of any 
material are brought closer together so that their atomic states overlap appreciably, 
molecular orbitals (MO) arise, which can be approximated as linear combinations of 
the atomic states, also known as Linear Combination of Atomic Orbitals (LCAO). In 
LCAO, any state is expressed as a linear combination of these atomic-like orbitals, 
denoted arbitrary as φα{ }: 
            ψ i = Cαi
α =1
Nb
∑ φα      2.2 
where Nb  denotes the total basis functions/states of the system given by the 
multiplication of the number of basis functions per atoms, NO  and the number of 
atoms in the system Nα . 
 
The starting point of every TB model is the definition of a suitable set of 
atomic-like orbitals. We shall consider bulk crystalline structures, with atoms located 
in the positions of a Bravais lattice with a basis, which we indicate with the lattice 
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vector, ℜ and atomic positions, µ  within the unit cell. Therefore, all the atoms within 
the structure lie in the positions given by equation below: 
    ℜµ = ℜ + µ       2.3 
The TB orbitals are localized at the atomic positions and each orbital is characterized 
by a quantum number σ , which labels its transformation properties. Again, we use 
the Dirac notation to represent orbitals given by σµℜ , which labels an orbital 
centered at the atomic position ℜ + µ .  
 
A possible basis set for study of a bulk structure is obtained from the orbitals 
of the isolated, non-interacting atoms. This choice leads to a TB model that is based 
on functions having full rotational symmetry. This simple method is good in that the 
basis orbitals have the symmetry of the whole rotation group. However, they are non-
orthogonal, which means it requires a large number of parameters in the fitting 
procedure and therefore difficult to include interactions of many neighbouring atoms 
without doing suitable approximation. As such, we need to have Hamiltonian matrix 
elements and overlap parameters. Therefore, it is more desirable to use an orthogonal 
basis set which greatly simplifies both the fitting and the Hamiltonian diagonalization 
procedures. Starting from non-orthogonal basis set, we can perform an 
orthogonalization procedure that will result in orbitals being maintained in the same 
transformation properties of the original basis set under the space group operation by 






In the Orthogonal TB model, the basis set is constituted by Lowdin’s orbitals 
given by 
    
σµℜ σ 'µ 'ℜ ' = δσσ 'δµµ 'δ RR '    2.4 
The only parameters we need for electronic spectra calculations are the Hamiltonian 
matrix elements given by 
           Hσσ '
µµ ' ℜ 'µ ' − ℜµ( )≡ σ µℜ H^ σ 'µ 'ℜ '    2.5 
Next, we construct a basis set of Bloch sums in order to take into account the 
translational symmetry of the lattice and obtain the following orthogonal states 




eik ⋅(ℜ+ µ )
R
ur∑ σµℜ    2.6 
in which N is the number of lattice sites included in the sum. These functions are 
invariant by lattice translations and therefore form a basis set in which the 
Hamiltonian operator H
^
 is diagonal with respect to k . 
 
The Hamiltonian matrix in this new basis set is computed from interaction 
parameters defined below 
  Hσσ '
µµ ' k( )≡ σµℜ H σ 'µ 'ℜ ' = eik ⋅(ℜ+ µ '− µ )
ℜ
∑ σµ0 H σ 'µ 'ℜ '  2.7 
Finally, the bandstructure is obtained by solving the eigenvalues for the reciprocal 
space Hamiltonian matrix in equation 2.7, for each k -vector lying in the first 
Brillouin Zone (BZ) 
Hσσ '
µµ ' k( )− En (k)δσσ 'δµµ ' 
σ ' µ '
∑ Bσ ' nµ ' (k) = 0     2.8 
and the crystalline eigenstates come from the expansion 
 




∑ σµk     2.9 
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The above procedure only requires the knowledge of interaction parameters in order 
to calculate the single-electron energy levels of bulk structures. 
Based on physical ground, approximations can be done to reduce the number 
of parameters included in the fitting procedure. A widely used approximation is called 
the two-center approximation. This approximation considers the potential energy 
invariant by rotations with respect to the axis connecting the two atoms where the 
orbitals are located. 
 
After a suitable set of independent interaction parameters has been chosen, the 
next step of the empirical TB model is based on calculating them such that after 
diagonalization of equation 2.8, experimental data and/or ab initio calculation [31] 




In this section, we will discuss different kinds of parametrizations currently 
used in the TB interpolation schemes. The different parametrizations are characterized 
by the choice of basis set, formed by atomic orbitals up to a maximum quantum 
numbers σ , and the number of neighbours taken into account in the Hamiltonian 
matrix. These two factors determine the parameters used for a given scheme. 
 
We first look into a simplified sp3 model with nearest neighbour interactions. 
Using Silicon as an example, this model only includes Lowdin’s orbitals built by 
external 3s and 3p silicon atomic states. Therefore, we can label the basis orbitals 
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with σ = s, x, y, z;  with the meaning that s labels a total symmetrical function, while 
x, y, z( ) label three basis functions of the irreducible representation of the point group. 
In this model we only include interactions up to nearest neighbours. Using 
symmetries, all the Hamiltonian matrix elements can be reduced to six independent 
paramteres: 
H ss
00 (0), H xx00 (0), H ss0d (d), H sx0d (d), H xx0d (d), H xy0d (d)              2.10 
To simplify the above notations, in the following we shall use E, V, W, U symbols for 
on-site first, second and third nearest neighbours ( a 4  units are used for the 
positions): 
Eσ ≡ Hσσ '
00 (000),Vσσ ' ≡ Hσσ '0d (111),Wσσ ' ≡ Hσσ '00 (220),Uσσ ' ≡ Hσσ '0d (311)          2.11 
and in this new notation we write the six parameters for the previous model as  
Es ,Ep,Vss ,Vsx ,Vxx ,Vxy                2.12 
This simple model has generally failed, particularly in reproducing the indirect 
fundamental gap in silicon. In order to overcome this serious problem, Vogl proposed 
an enlargement of the Lowdin’s orbital basis set to include the excited s state (s* 
state). This model requires greater number of independent parameters, which is given 
below: 
Es ,Ep,Es*,Vss ,Vsx ,Vxx ,Vxy ,Vs*x               2.13 
With a larger set of fitting parameters, this model for silicon has been shown to 
correctly reproduce the energy levels at the Γ  point, lowest indirect energy gap and 
first conduction band at ∆ Γ − X( )  and Λ Γ − L( ) lines. However, the Z X − W( ) line 
is not good. The largest disagreement is obtained close to the W point, and along the 
Γ − K( )∑  symmetry line. These discrepancies arise from the truncation of the 
interaction at a very low order of neighbours. 
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In recent years, with higher computational power offers by high performance 
computers, more complex fitting procedures are allowed. In this way, fitting of a 
bandstructure with many independent parameters is now possible, making the result 
of TB bandstructures very close to ab initio results. Finally, an empirical sp3d5s* TB 
model is used as this model is able to accurately reproduce the bandstructures close to 
the ab initio results. Therefore, for our simulation, we are considering s, p, d and 
higher s (s*) orbitals in our simulation. In other words, we are considering a total of 
10 orbitals per atom per spin structure.  
 
In the previous section, we have discussed in detail tight-binding model and 
how Hamiltonian matrix is derived. The derivation procedure is similar for the case of 
Silicon and Germanium as they are homologous materials. However, as Si and Ge 
involve more orbitals, the Hamiltonian matrix is of the order of 10 by 10. We also 
introduce periodic boundary condition to simplify the derivation, which is given 
mathematically by eiNk ⋅ai = 1 , where N is the number of unit cells and ai  is the 
primitive translation vector. In this work, we assume that the nanowire is infinitely 
long and the nanowire surface is passivated by hydrogen atoms which is numerically 
implemented using hydrogen termination model as this technique is reported to be 
able to successfully remove all interface states from the bandgap [32]. Finally, we 
obtained the energy eigenvalues in terms of wavevector, k. The simulation results 
using TB model of conduction and valance bands for Si and Ge are shown in Fig. 3(a) 
to 3(d). From Fig. 3, it can be seen that valley splitting occurs and the degeneracy is 
lifted, giving rise to two subbands. Therefore, at the end of the derivation; we would 
obtain the electronic bandstructure of a particular semiconducting material. In the 
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following section, we would discuss another model employed in our research work – 
The ToB model. 
 
Fig. 3: Conduction and valence band bandstructure for (a) 3 nm Si with [110] orientation and (b) 
3 nm Ge with [110] orientation.  
 
2.4 Semiclassical Top-of-barrier Ballistic Transport 
In this section, we will discuss how to use the electronic bandstructure from 
the previous section to determine the I-V characteristic of semiconducting material 
given their cross-sectional shape, size and transport orientation. 
2.4.1 Semiclassical Ballistic Transport 
If we consider a device with two contacts, each located at two extreme ends of 
a channel, as shown in Fig. 4, we assume that strong scattering occurs in the two 
contacts to maintain thermal equilibrium. However, motion of electrons within the 
channel is unhindered. Under this condition, the electrons are said to have ballistic 
transport through the channel. This observation can only be achieved if and only if the 







Fig. 4: Schematic of a ballistic device with two contacts served as reservoirs connected by a 
ballistic channel. 
 
2.4.2 Top-of-barrier Explanation 
As our main objective is to compute the total electron density and net current 
flow in the device, considering ballistic transport simplifies the derivation process 
further as we do not have to consider scattering of electrons due to collision between 
electrons. To compute the electron density and net current flow, in general, we can 
consider any point along source and drain. However, considering electrons at the top 
of source would make derivation process easier as all the electrons are considered 
gathered at the top of source. Besides that, considering electrons at the top-of-barrier, 
we can eliminate computation of electrons that are reflected back when they hit the 
barrier. If we consider the electrons at any point other than at the top, computation 
would be more complicated. Fig. 5 shows the change in barrier height due to different 
applied potential, Vds. It clearly shows that if we consider electrons at the top-of-
barrier, we do not need to account for electrons that are reflected back when they hit 












Fig. 5: E-k relationship at top-of-barrier for (a) Vds=0, (b) small Vds and (c) large Vds which 
lowers the Fermi level at drain side compared to source. 
 
ε1(x)  is the conduction band profile 






2.5 Combining Tight-binding and Top-of-barrier Model for Simulation 
Finally, after providing the rationale of using semiclassical top-of-barrier 
ballistic transport model, we can now derive the electron density and net current 
equations required for the computation of I-V for different semiconducting materials, 
cross-sectional shapes, sizes and transport orientations. The electron density and net 
current equations derived below make use of the electronic bandstructure obtained 
from ETB simulation discussed in section 2.3 above. 
2.5.1 Derivation of electron density equation  
To derive the electron density equation, first let us denote N + , N −  and N  as 
the electron density for positive k-states, negative k-states and total electron density, 
respectively with N N N+ −= + . 
First, we consider electron density in positive k-state. The electron density in 1D is 
given by 
                                              ( )11 F
k
N f E E
L
+
= −∑                2.14 
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Integrating for all k-states yield 









dkN f E E











              2.15 
where k is the wavevector and 1FE is the Fermi level for source. 
2.5.2 Derivation of net current equation 
 
To derive the net current equation, we denote I + , I −  and I  as the current for 
positive k-states, negative k-states and total electron density, respectively with 
I I I+ −= + . 
First, we consider electron density in positive k-state. The electron density in 1D is 
given by 



















 and integrating for all k-states yield 




















              2.17 
 
Similarly, we can write the total net current, under applied bias at drain, as follows: 







f E − EF1( )− f E − EF 2 + qVDS( )  ⋅ dk
−∞
∞
∫             2.18 
 
With the above derivation, we have shown that the relationship between electron 
density and net current can be related to the electronic bandstructure of 
semiconducting materials by equations 2.15 and 2.18. Next, we will simulate the 
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electron density, N and current, I for Silicon (Si) and Germanium (Ge) for different 
sizes and transport orientations in Chapter 3 and extend our discussion to include 






















3. SIMULATION RESULTS AND DISCUSSIONS (I): Effects of 
Channel Materials and Channel Orientation on Device 
Performance 
 
In the previous chapter, we have discussed two models, which are used for 
simulation in this research work: (a) TB model, which is used to generate the 
bandstructures of semiconducting materials and (b) top-of-barrier model, which is 
used to simulate the I-V characteristic of semiconducting materials. With these two 
models, the transport characteristics are simulated. Therefore, in this chapter, we shall 
discuss the simulation results, focusing mainly on orientation and dimensional effects 
on circular nanowires.  
 
Firstly, using top-of-barrier model, the I-V characteristics of Si and Ge for 
different orientations of CW NW transistors with the effective gate oxide thickness 
(EOT) of 1.6 nm and 0.5 nm are investigated. The off-state currents of all cases are 
set to 0.2 / (2 )A m Dµ µ ⋅  in our simulation for fair comparison between three 
orientations. Therefore, the off-state current for 3 nm, 5 nm, 8 nm and 10 nm is 1.2 
nA, 2 nA, 3.2 nA and 4 nA, respectively. Solid lines represent [100] orientation while 
dash lines represent [110] orientation and dotted lines represent [111] orientation. Red 
lines represent p-type and blue lines represent n-type devices. Fig. 6(a) and 6(b), 
respectively, show the Ids-Vds curves for 3 nm Si and Ge at Vgs=0.6V for EOT of 1.6 
nm while Fig. 6(c) and 6(d), respectively, show the Ion/Ioff ratio as a function of 
nanowire diameter for Si and Ge with EOT of 1.6 nm. For N-type NW FETs, as 
shown in Fig. 6(a) and 6(b), Si and Ge of [110] orientation gives the highest On-state 
currents, which are about 45% and 146%, respectively, compared to the current along 
[100] orientation. Comparing best orientation with the highest On-state currents for 
different materials, Ge [110] outperforms Si [110] by 1.18 times due to Ge [110] 
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having lighter effective mass compared to Si [110]. Similarly for p-type NW FETs, Si 
of [110] orientation and Ge of [111] orientation give the highest On-state currents, 
with Ge [111] outperforms Si [110] by 1.78 times. Moreover, for Si NW FETs, n-type 
device has similar performance as p-type device. This is due to lifting of degeneracy 
of the dispersion as an effect of quantum confinement. This resulted in a decrease in 
effective mass, which is more evident when NW diameter is smaller than 5 nm [33]. 
From Fig. 6(c) and 6(d), n-type Si and Ge NW FETs with [110] orientation have the 
highest Ion/Ioff ratio while for p-type NW FETs, Si and Ge with [111] orientation have 
highest Ion/Ioff ratio. Furthermore, it is also observed that Ion/Ioff decreases as nanowire 
diameter increases because small nanowire has better gate control due to larger 
capacitance.  
 
Fig. 6: (a) and (b) show the I-V characteristics for 3 nm n-type and p-type Si and Ge , 
respectively while (c) and (d) respectively show the Ion/Ioff ratio for n-type and p-type devices, 
respectively. In general for n-type devices, Si and Ge with [110] orientation give highest On-state 
current while p-type devices, [110] Si and [111] Ge give highest On-state current. This is due to 





Next, the current density of n-type and p-type Si and Ge for different 
orientations with EOT of 1.6 nm and 0.5 nm are investigated, as shown in Fig. 7. As 
expected, the current density for EOT of 0.5 nm is higher, about doubled comparing 
to Si and Ge with EOT of 1.6 nm for all orientations due to better gate control as a 
result of larger gate capacitance. In terms of semiconducting materials, Ge always 
outperforms Si regardless of nanowire diameters for p-type NW FETs (Fig. 7b and 
Fig. 7d). However, for n-type NW FETs (Fig. 7a and Fig. 7c), the current density for 
Si does not differ much from Ge. This phenomenon can be explained by the effective 
mass of Si and Ge. From calculation of hole effective mass, it can be deduced that the 
effective mass of Ge is far apart compared to Si while for the electron effective mass, 
the differences of Si and Ge are not significantly far apart. Furthermore, two 
important points can be obtained for both Si and Ge electronic bandstructures: a) It is 
shown, from calculation, that [110] orientation has the lightest electron effective mass 
compared to the other two orientations and b) Ge has lighter effective mass compared 
to Si in terms of semiconducting material, regardless of NW diameter. As a result, Ge 




Fig. 7: (a) and (b) show the current density as a function of nanowire size for n-type and p-type Si 
and Ge with EOT=1.6 nm while (c) and (d) show the current density as a function of nanowire 
size for n-type and p-type Si and Ge with EOT=0.5 nm. In general, the current density with EOT 
of 0.5 nm is twice larger than that of 1.6 nm due to better gate control. 
 
 
In addition, we explore the capacitance effect on the device as device current 
tightly depends on the capacitance, gate capacitance in particular. The ratio of Cg  
[total gate capacitance, ( )0.6dsV VQ V =∂ ∂ , where Q is total charge in the NW channel] 
to Cox  [the insulator capacitance as shown in Figure 10(b)], 
 
Cg Cox  ratio as a 
function of nanowire diameter for n-type and p-type Si and Ge NW GAA FETs with 
EOT of 1.6 nm and 0.5 nm are shown in Fig. 8(a), (b), (c), and (d), respectively. It can 
be observed that the capacitance value degrades from the gate oxide capacitance for 
both Si and Ge regardless of oxide thickness. Detailed calculation with capacitance 
value given by 
 
Cg = CoxCs Cox + Cs( )  shows that [110] orientation for Si and Ge 
encounter greatest degradation from oxide capacitance by 31.6% while [100] 
orientation encounters degradation of 15.4% and [111] Si and [111] Ge both 
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encounter degradation of 7.14% and 25%, respectively. All these translate to an 
effective increase in gate oxide thickness, which in general reduces the gate control to 
the device. However, in all cases, we find 
 














Cg , under the approximation of a conventional Si planar MOSFET. 
 
As shown in Fig. 8, in general, we can see that as the diameter of cylindrical 











= . It indicates 
that s oxC C  which is in agreement to classical approximation. However, as the 
diameter decreases, we find that in all cases, g oxC C  ratio is less than 1, indicating 
that the approximation s oxC C  does not hold. For example, using 
0.6448 /oxC nF m≈  and gC  obtained from simple calculation for 8 nm cylindrical 
NW with tox=1.6 nm, g oxC C  for n-type Si and Ge with [110] orientations are 0.8375 
and 0.7444, respectively, and g oxC C  for p-type [110] Si and [111] Ge are 0.8685 and 
0.8995, respectively. Similarly, for 3 nm cylindrical NW with tox=1.6 nm, g oxC C  for 
n-type Si and Ge with [110] orientations are 0.6993 and 0.7467, respectively, and for 
p-type [110] Si and [111] Ge, g oxC C  for both cases are about 0.76. For comparison, 




 of 0.5 nm and the g oxC C  
ratio falls to below 0.7 for n-type [110] Si and Ge as well as for p-type [110] Si. This 
is due to larger gate capacitance caused by thinner gate oxide. However, [100] Ge 
shows the opposite trend beyond 5 nm. Beyond 5 nm, g oxC C  ratio increases. From 
the definition of g oxC C , as the gate oxide thickness is 1.6 nm, which is similar for all 
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orientations, the increase in g oxC C  ratio is due to increase in gate capacitance. In 
other words, [100] Ge encounters higher quantum confinement, causing more charges 
to accumulate at the interface.  
 
On the other extreme region, when the oxide thickness is reduced further due 
to shrinking of devices, 
s oxC C , and 
 
Cg ≈ CS . At this point, current does not depend 
on the effective mass of the material and channel orientations. As a result, all the I-V 
curves of all cases with different materials and different orientations would overlap 
[34]. 
 
Fig. 8: Cg/Cox as a function of nanowire diameter for n-type and p-type Si and Ge with EOT of 
1.6 nm (8a and 8b) and EOT of 0.5 nm (8c and 8d).  The capacitance value is degraded from the 
gate oxide capacitance for both Si and Ge regardless of oxide thickness. 
 
















, of FETs is investigated. For an ideal nanowire 
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FET at low bias, the transconductance is given by gm =
W µeff Cg
L
vds , where Cg  is the 
gate capacitance per unit length. In this simulation, we have chosen gate length, L to 
be 16 nm. This value is obtained from IRTS 2007 PIDS table [1], to be consistent 
with the production year in which off-state current for dual gate is chosen. From Fig. 
9, the general trend for transconductance is different from the general trend for Ion/Ioff 
ratio curves, as shown in Fig. 6 (c) and 6(d). This is due to the Off-state current is size 
dependent. For smaller nanowire size, the off-state current is smaller as compared to 
larger nanowire size. The on-current increases with nanowire size. However, the 
change in on-current with respect to nanowire size is smaller compared to the change 
of off-state current with nanowire size. Consequently, the Ion/Ioff ratio decreases with 
nanowire size.  Fig. 9(a) and 9(b) show the transconductance of n-type Si and Ge and 
p-type Si and Ge NW FETs for EOT of 1.6 nm at low drain to source bias of 0.05V 
for n-type and -0.05V for p-type, respectively, as a function of different diameters. 
Similarly, Fig. 9(c) and 9(d) show the transconductance of n-type Si and Ge and p-
type Si and Ge NW FETs for EOT of 0.5 nm at drain to source bias of 0.05V for n-
type and -0.05V for p-type, respectively, as a function of NW’s diameter. In general, 
the transconductance decreases as the diameter decreases due to lower On-state 
currents of the smaller diameter NWs. As the difference in gate voltage is a constant 
of 0.05V, the transconductance, mg  is proportional to On-state current.  
 
For n-type devices, Si and Ge of [110] orientation, in general, have the highest 
transconductance compared to the other two orientations regardless of nanowire area, 
as shown in Fig. 9(a). The transconductance of Ge [110] is about 1.15 times the value 
of Si [110] at 3 nm and slowly widens to 1.5 times at 10 nm. For p-type devices, in 
general, Si and Ge with [111] orientation have larger transconductance. Fig. 9(c) and 
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9(d) show the transconductance for EOT of 0.5 nm for n-type Si and Ge and p-type Si 
and Ge. 
 
Fig. 9: (a) and (b) show the transconductance for Si and Ge with EOT of 1.6 nm while (c) and (d) 
show the transconductance for Si and Ge with EOT of 0.5 nm. In general, for n-type devices, [110] 
orientation has highest transconductance regardless of channel material and diameter size while 
for p-type devices, [110] Si and [111] Ge give highest transconductance. 
 
As expected, the transconductance for EOT of 0.5 nm in general is more than twice 
the value with that of EOT of 1.6 nm. This is in agreement with the trend of On-state 
current simulation results for drain voltage of ±0.05V. For application in amplifiers, 
we require the gain to be large so as to amplify the output by a few magnitudes. 
Transconductance is a measurement of gain of amplifier. As such, if NW FETs were 
to be used as amplifiers, large transconductance is required. From the above 





4. SIMULATION RESULTS AND DISCUSSIONS (II): Shape 
Effects on Device Performance 
 
 
In Chapter 3, we focus on circular nanowire and investigate the effects of 
orientation and size on the performance of circular NW FETs. For n-type devices, 
[110] orientation has the best performance for both Si and Ge. We also observe that 
gate capacitance degrades as the device shrinks into sub-nanometer regime. In this 
chapter, we extend our discussion to different shapes. In this part of the research, we 
consider triangular and square shapes besides circular shape. The variation in NW 
sizes is set as 3 nm, 5 nm, 8 nm and 10 nm. 
 
Firstly, the performance of Si and Ge NW MOSFETs under different channel 
orientations and shapes are investigated based on their electronic bandstructure. From 
our simulated results, the best orientation for n-type devices is [110] for both 
materials while for p-type devices, the best orientation depends on nanowire size and 
shapes. [110] orientation shows the best performance for all shapes due to its smallest 
carrier effective mass (indicating the highest carrier velocity) [19, 33] compared to the 
other two orientations under the ballistic transport simulation. The difference is 
especially more obvious when NW diameter is smaller than 5 nm, causing the 
electron effective mass along [110] orientation to be much smaller than the two cases 
[33].  
 
The best orientation based on the highest On-state currents for different cross-
sectional shapes is given in Table 1. With this, the best performance configurations 
(in terms of orientation and shape) of Si/Ge NW FETs for the size of 3 nm with EOT 
of 1.6 nm and 0.5 nm are selected as shown in Fig. 11 (a)/(b), and (c)/(d), 
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respectively. It is observed that drain current is almost doubled if we reduce the oxide 
thickness from 1.6 nm to 0.5 nm, which is expected as reducing the oxide thickness 
increases the oxide capacitance as shown in Fig. 10(b). 
      3 nm 5 nm 8 nm 10 nm 
CW 110 110 110 110 
RW 110 110 110 110 n-type 
TW 110 110 110 110 
CW 110 111 111 111 
RW 110 111 111 110 
Si 
p-type 
TW 110 111 111 111 
CW 110 110 110 110 
RW 110 110 110 110 n-type 
TW 110 110 110 110 
CW 111 111 111 100 
RW 110 111 110 100 
Ge 
p-type 
TW 111 111 111 111 
 
Table 1: Summary of best performance Orientation for different channel cross-section and NW 
sizes in terms of the highest On-state current. Shaded cells represent best performance for each 
size. For n-type device, [110] orientation gives the best performance while for p-type devices, best 
channel orientation depends on nanowire size and cross-sectional shapes. CW, RW and TW 
represent circular nanowire, rectangular nanowire and triangular nanowire, respectively. 
 
 
Fig. 10: (a) Energy bandgap (Eg) for Si and Ge in [110] orientation with different channel cross-
sectional shapes. The symbols represent the NW cross-sectional shapes. Triangular shape NWs 
for both cases show the largest change in Eg. (b) The insulator capacitance of NW with different 
sizes. Solid lines represent EOT of 1.6 nm while dotted lines represent aggressively scaled EOT of 




For nFETs, both Si and Ge with square cross-section and along [110] orientation 
show the best performance. This can be attributed to the largest insulator capacitance 
offered by square cross-section. For pFETs with EOT=1.6 nm and tbody=3 nm, Si with 
triangular cross-section and Ge with square cross-section both along [110] orientation 
show best performance. Moreover, it is also observed that circular and square cross-
sectional shape offered almost the same On-state currents for p-type devices for Ge. 
Comparing the effect of oxide thickness on device performance, the change in the 
highest On-state current cross-sectional shape from triangular cross-section for EOT 
of 1.6 nm to square cross-section for EOT of 0.5 nm is due to a distinctive 
differentiation in capacitance between different cross-sectional shapes for different 
oxide thickness, cf., Fig. 10b. Furthermore, it is shown that Ge always has higher 
drain current compared to Si. Although Ge NW FETs always outperform Si NW, the 
deviation in EOT of 0.5 nm is smaller compared to that of 1.6 nm. This is due to 
quantum capacitance becoming smaller in 1D system while the insulator capacitance 
increases as EOT decreases. When the insulator capacitance is comparable to the 
quantum capacitance, the latter starts to play an important role in gate capacitance. 
When quantum capacitance dominates the gate capacitance, the performance of the 
NW FETs only depends on the degeneracy of E-k instead of effective mass [34].  
 
Based on the bandstructure calculations, the variations of the bandgap energy 
at gamma point caused by the spatial quantum confinements are extracted, as shown 
in Fig. 10a. Four important information could be obtained from this plot: (a) energy 
bandgap increases as the nanowire size decreases, (b) Si has larger bandgap compared 
to Ge, (c) triangular shape NW for both material shows the largest change in energy 
bandgap and (d) both Si and Ge energy bandgap converges to bulk value as the 
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nanowire size increases, with 1.2eV for Si and 0.8eV for Ge. The increase in energy 
bandgap is attributed to quantum confinement. 
 
Fig. 11: Ids-Vds characteristics for 3 nm Si and Ge NW FETs with EOT of 1.6 nm ( a) and b), 
respectively) for best orientation of different channel cross-section. c) and d) represent similar 
plots for EOT of 0.5 nm. In general, square cross-section NW FETs provide best On-state 
current performance for pFET and nFET due to having larger capacitance. The Off-state 
current is set to 0.2µA/µm. 
 
 
Next, we study the dependency of NW size on their device performance as 
shown in Fig. 12(a)-(b) and (c)-(d), in terms of the On-state current density as a 
function of cross-sectional area for EOT of 1.6 nm and 0.5 nm, respectively. Red 
(blue) points represent Ge  (Si), and the shapes of symbols used correspond to the 
shapes of NWs studied. The current density is obtained by normalizing current by 
area of respective shapes and sizes. It is observed that the current density can be 
distinctively divided into two groups, with current density of Ge being always higher 
than the current density of Si regardless of NW size and oxide thickness due to Ge 
having lighter effective mass compared to Si. Furthermore, we find that On-state 
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current density is a strong function of NW size and all the different shapes followed 
the same trend. The On-state current density decreases as area of NW 
 
 
Fig. 12: On-state current for best orientation with different channel cross-section for EOT=1.6 
nm (12a) and 12b)) and Current density for different cross-sectional shapes for EOT=1.6 nm 
(Fig. 12c and 12d). Red points represent Ge while blue points represent Si. 
 
increases and this indicates that smaller NW FETs render better performance. 
Fig. 13 shows the ratio of Cg  (total gate capacitance, 
∂Q









 , where Q 
is total charge in the NW channel) to Cox  (the insulator capacitance as shown in Fig. 
10b) versus NW size for n-type and p-type Si and Ge NW FETs with oxide thickness 
of 1.6 nm (Fig. 13a and 13b) and 0.5 nm (Fig. 13c and 13d). Three possible scenarios 
can be derived. In principle, Cs (Cs = CgCox / (Cox − Cg ) [35]) is the combination of 
bulk inversion capacitance and surface inversion capacitance [35]. Due to the 
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simplified electrostatic model employed, however, only the bulk inversion case is 
considered in this work.  
 
 
Fig. 13: Cg / Cox  ratio as a function of nanowire diameter for n-type and p-type Si and Ge with 
oxide thickness of 1.6 nm (13a and 13b) and oxide thickness of 0.5 nm (13c and 13d).  The 
capacitance value degrades from the gate oxide capacitance for both Si and Ge regardless of 
oxide thickness and for p-type Ge, Cg / Cox  ratio is almost independent of NW size and cross-
sectional shapes. 
 
This assumption is valid when the charge is mainly distributed at the center of the 
NWs, i.e., the quantum confinement effects play an important role on bandstructures 
of NWs. As shown in Fig. 10 a), bandstructures of NW obviously change, as the size 
of Si and Ge is smaller than 5 nm and 8 nm, respectively. The first scenario is 
observed in classical MOSFETs, where Cs >> Cox , ( Cs = CgCox / (Cox − Cg ) [35]), 
Cg Cox is approximately equal to 1. The second scenario arises when Cox >> Cs , 
Cg Cox  is equal to 0 and formed the opposite extreme although this scenario is 
unlikely to occur as the gate oxide capacitance had to be very large, making either the 
oxide thickness to be extremely thin or using material with larger relative permittivity. 
These conditions, given our current technology, are unable to achieve. The third 
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scenario occurs when Cs ≈ Cox , Cg Cox is equal to 0.5.  As shown in Fig. 13, 
however, that the ratio is less than 1 but more than 0.5 in all cases regardless of oxide 
thickness and the ratio decreases as the size of NW decreases. These results indicate 
that Cox  is still considerably larger thanCs . For EOT of 1.6 nm, Cg Cox of n-type Si 
and Ge triangular NW FETs and p-type Si triangular NW FETs are 0.6 for NW size of 
3 nm. In these cases, Cox  is slightly larger than Cs . This shows that as NW size 
decreases, classical approximation that we adopt no longer holds, especially for 
smaller size NW FETs. Furthermore, it also indicates that the total capacitance 
degrades due to quantum capacitance playing a more and more important role in total 
capacitance of NW MOSFETs. This quantum capacitance effect is more prevalent in 
maller size NW, for example triangular NW FETs, as triangular NW FETs have the 
lowest Cg Cox . For n-type devices, both the Cg Cox for Si and Ge are strong function 
of NW size. On the other hand, the capacitance degradation does not differ 
significantly for p-type Ge, with Cg Cox  between 0.8 and 0.95 regardless of oxide 
thickness and NW size compared to p-type Si and both n-type Si and Ge. As  Cg is 
given by ∂Q









and Cg ≈ Cox , this suggests that the carrier concentration 
during on-state for p-type Ge differs slightly across NW size and cross-sectional 
shapes and the value is very close to oxide thickness.  
 
We now look into device performance from another perspective, in terms of 
the transconductance of a MOSFET, given by gm =
∂Ids









. For a 





vds .  
 
Fig. 14: a) and b) show the transconductance for Si and Ge with EOT of 1.6 nm while c) and d) 
show the transconductance for Si and Ge with EOT of 0.5 nm. In all the cases,  transconductance 
is a function of NW size and as NW area decreases, the transconductance decreases.  
 
Transconductance as a function of NW area is plotted and shown in Fig. 14. 
Fig. 14a and 14b show the transconductance of n-type Si and Ge and p-type Si and Ge 
NW FETs with EOT of 1.6 nm at low drain to source bias of 0.05V while Fig. 14c 
and 14d show similar plots for EOT of 0.5 nm. Unlike the conventional MOSFETs 
whose transconductance is a function of W, the transconductance is proportional to 
NW’s area. Comparing transconductance with EOT of 1.6 nm to EOT of 0.5 nm, it 
can be seen that the transconductance for EOT of 0.5 nm is almost doubled of that for 
EOT of 1.6 nm, due to larger gate capacitance of the device with EOT of 0.5 nm. As a 
result, transconductance increases significantly for n-type Si and Ge as well as p-type 




Fig. 15 shows the intrinsic device delay for best orientation, as shown in Table 
1 based on On-state currents, for different channel cross-sectional shapes. We assume 
the channel length of all NW FETs to be 8 nm.  
 
Fig. 15: Device intrinsic delay for best performance orientations based on the highest On-state 
currents as shown in Table 1 with different channel cross-sectional shapes and materials for 
EOT=1.6 nm (Fig. 15a and 15b) and EOT=0.5 nm (Fig. 15c and 15d). Ge has the smaller device 
intrinsic delay as compared to Si due to its effective mass being smaller than Si.  
 
Firstly, as the size decreases, the device delay decreases for both n-type and p-type Si 
NW FETs while it remains relatively constant for n-type and p-type Ge NW FETs. 
This is because the device delay is proportional to the carrier effective mass and as the 
size decreases, the carrier effective mass decreases along these selected orientations, 
resulting in the small time delay. As consideration of the same 
 
tbody  as shown in Fig.1, 
triangular shape cases in general show the smallest device delay because it has the 
smallest cross-sectional area causing the strongest quantum confinement effects to 
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vary the carrier effective mass. Some exceptions happen in p-type devices due to the 
variation of best performance orientation based on On-state current as shown in Table 
1 caused by the interactions of the light-hole and heavy-hole bands. Furthermore, it is 
observed that reducing the oxide thickness had minimal effect on reducing the 
intrinsic device delay because the device delay is mainly dominated by the carrier 
























In this thesis, we present the device performance of Si and Ge and channel 
orientations in NW FETs and extend the discussion for different NW diameters and 
cross-sectional shapes. Although the study of nanowire size and orientation has been 
carried out by few groups [19, 33, 36, 37], their research focus on the different areas 
or in a particular nanowire size or material. For example, the study of channel 
orientation for 3 nm Si and Ge has been conducted and presented in [19] while in 
[33], the author focuses the size-dependent effect on Si. In [37] and [36], the focus of 
research is in the effect of nanowire size in band-edge emission and the study of 
nanowire size on catalytic effect, respectively. In this thesis, we extend the research 
conducted in [19] and [33] to comparing the performance of nanowire with different 
sizes as well as semiconducting materials. 
 
In terms of channel orientation for CW, we show that for n-type devices, Si 
[110] and Ge [110] give highest On-state current compared to other orientations while 
in terms of channel material, Ge outperforms Si by between 1.17 to 1.42 times due to 
lighter effective mass. Moreover, it is also observed that valley splitting is a strong 
function of quantum confinement and it is more significant for NW diameter smaller 
than 5 nm. We also explore the effect of different oxide thickness on the performance 
of devices as the oxide thickness determines the device capacitance.  In investigating 
the effects of gate capacitance on devices of different NW sizes, we conclude that 
gate capacitance degrades as the device shrinks into sub-nanometer regime. 
Therefore, conventional approximation to calculate transport property does not apply. 
As we examine the gate oxide capacitance further, we find that it has not reached the 
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other extreme where s oxC C  as at this extreme, the On-state current for same 
material would overlap as the On-state current only depends on effective mass. This 
phenomenon is not observed in the Ids-Vds curves even at EOT of 0.5 nm. This 
observation indicates that we are not able to treat small diameter NW with 
conventional approximation during calculation. In addition, we also explore other 
performance of NW FETs, which includes transconductance. For transconductance, 
n-type Si and Ge of [110] orientation give best performance while in terms of 
semiconducting material, both Si and Ge does not differ much. However, for p-type 
devices, Ge outperforms Si.  
 
As an extension in our research, we study the shape and size effects of Si and 
Ge NW FETs on device performance based on detailed full-band calculations and 
ballistic transport. Unique trends in these NW FETs are observed due to strong impact 
of quantum effects and the effective mass caused by various NW shapes and sizes. 
The gate capacitance degrades due to quantum capacitance effect especially for small 
size, triangular NW FETs. In terms of device performance, square NW FETs show 
the highest On-state current due to largest insulator capacitance and larger cross-
sectional area with consideration of the same side length as compared to circular and 
triangle shape NWs. However, as we consider On-state current density, NW shape is 
not the key parameter and all shape NW follows the same trend. As NW area 
decreases, On-state current density increases. This indicates that, for a high frequency 
switching device, smaller cross-sectional area (such as the triangle shape) is desirable 
while for larger On-state current, square cross-section is desirable, considering the 
same size length for square and triangle shape and the diameter for the circular shape. 
Due to quantum effects, the Cg Cox
 
ratio for the small size NW FETs is much lesser 
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than one, classical assumptions and calculations do not hold. As a result, On-state 
current does not monotonically depend on the insulator capacitance and reducing 
oxide thickness cannot simply enhance the performance of FETs. 
5.2  Future Works 
 
In this work, we have focused on homostructure-materials (Silicon and 
Germanium) in three different cross-sectional shapes (circular, square and triangular) 
with three different channel orientations ( [100], [110] and [111] ). These parameters 
serve as a basic guideline for us to compare the device performance of nanowire 
devices. We can extend these parameters to include heterostructure-materials and 
shapes. Hence, presented below are some parameter changes, which we can 
incorporate for an extension to this work. We will also address some technical issues 
to be solved before we can proceed further. 
5.2.1 Structural Changes 
 
In this work, we focus on only Silicon (Si) and Germanium (Ge), which are 
homostructures. This can be extended to analyze heterostructures, such as Gallium 
Arsenide (GaAs), Indium phosphorus (InP) and other III-V semiconducting materials. 
Similar to bulk, planar devices, Ge outperforms Si in nanowire, non-planar devices. 
This can be observed in Chapters 3 and 4. Ge outperforms Si due to it having smaller 
effective mass compared to Si. However, it is also observed that in bulk, planar 
devices, GaAs performs better than Ge due to strain effect, which increases the 
mobility of carriers in the channel. As such, different combinations of III-V 
semiconducting materials can be simulated to predict and compare their performance. 
Besides that, with TB simulation, we can also study their respective bandstructures 
and examine the effects of change in bandstructure on device performance. 
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In conjunction with above semiconducting material simulation, we can also 
explore the performance of the devices in different cross-sectional shapes and channel 
orientations. In our simulation, we have used circular, square and triangular in three 
orientations, respectively. As an extension to this work, we can include cross-
sectional shapes such as pentagon, hexagon and octagon in [112] direction aside the 
three orientations used in our simulation, as a consecutive sequence after rectangular 
shape. [112] orientation is chosen because from [19], [112] orientation shows better 
performance compared to [111] orientation for 3 nm circular nanowire. Further 
studies can be extended for different cross-sectional shapes. With the addition of three 
more cross-sectional shapes, we can evaluate the effects of quantization on these 
shapes on the performance of NW devices. 
5.2.2 Challenges Ahead  
 
In this research, we base our results on simulation using TB and ToB models. 
These results only provide references in the selection of NW shape and orientation 
that yield the best performance in terms of current or device speed. The next step to 
this is the materialization of such shape and orientation.  
 
At materialization stage, the practicality of fabrication in shape other than 
triangular and square, are of great interest, as it requires new breakthrough in current 
state-of-the-art technology. As of today, triangular shaped NWs could be fabricated. 
However, reproducibility and reliability of NWs of a particular shape and orientation 




As such, simulation results can provide much information in shape and 
orientation selection. The true challenge lies in the successful commercialization of 
that particular shape and orientation which yield consistent performance. This area 
requires much effort and innovation, in line with our battle towards miniaturization in 
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